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本文采用 CSMC 0.6um CMOS 工艺完成了系统各模块电路及其整体电路的
设计，并利用 Cadence Spectre 设计软件对其进行仿真。运算放大器的共模输入
范围和输出摆幅均达到了轨至轨的要求，其中输入采样频率设置为 3KHZ。失调
电压方面，运放在自动调零失调电压时产生的尖峰值约为 100uV，并且在不同工
艺角和温度下其失调电压均值在 10uV 以下。运放的直流环路增益远大于 100dB，
增益带宽积大于 2MHZ，相位裕度约为 60°，共模抑制比大于 125dB，电源抑
制比约为 120dB。同时，运放的输出级利用提高摆率的结构，使其上升摆率为
4.4V/us，建立时间为 600ns，下降摆率为 5.3V/us，建立时间为 540ns。运放的工




















Although the digital signal processing algorithms is becoming increasingly more 
powerful in modern integrated circuit (IC) currently, the analog circuits have proved 
fundamentally necessary in the systems which deal with the natural signals. On the 
other hand, with the decrease of the chip’s size, the lower supply voltage and the 
request of exactly control which are great challenges to the design of analog circuits. 
As the fundamental part of the analog circuits, the operational amplifier (OP-AMP) 
also faces this difficulty in design progress. So, a rail-to-rail auto-zero OP-AMP is 
designed to detect the tiny input signals in exactly control industry, and to expand the 
common-mode input range and the output swing. 
This design consists of two parts: The one is a rail-to-rail input module which 
use charge balanced sampled data techniques to convert a differential input voltage 
into a single ended signal, discarding the traditional input structure that consists of a 
P-channel pair and an N-channel pair. The second part is an independent auto-zero 
amplifier which use auto-zero techniques to decrease the offset voltage that generated 
during the design or productive process. It is worth noticing that we add a phase and 
an subsidiary AMP between the auto-zero phase and output phase in the normal 
auto-zero techniques to further remove the peak offset voltage or the average value. 
With the software of Cadence Spectre, all circuits are designed and simulated 
based on the CSMC 0.6um CMOS technology. Both the common-mode input range 
and the output swing are rail-to-rail, and the sample rate for differential input is 3KHZ. 
The average input offset voltage and peaky offset voltage under the different 
temperatures and process corners are below 10uV and 100uV. The typical power 
supply rejection ratio (PSRR) is about 120dB, and the common mode rejection ratio 
(CMRR) is above 125dB. The OP-AMP also features a 2MHZ gain bandwidth while 
providing a open-loop gain of typically much greater than 100dB, a phase margin of 
about 60°. This design also has an enhanced output slew rate of 4.4V/us, and its 















range from 2.7V to 5V, while its typical supply current is 900uA when added a 3V 
supply voltage in room temperature. The results show that this amplifier can 
implement its function, basically meet the expected design target. 
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对运算放大器最早的研究始于 20 世纪初期两个重要的发明：一个是在 1904
























成运算放大器（IC OP -AMP）的出现是从 1958 年 TI 公司的 Jack Kilby 和 1959
年仙童半导体公司（Fairchild Semiconductor Corporation, FSC）的 Robert Noyce
发明了集成电路（IC）开始的。在 60 年代中期，集成运放的研究和推广进程变
得非常快，一直到 20 世纪末，器件工艺的性能有了一个里程碑式的发展。 
第一代单片集成运算放大器是由仙童半导体公司 Robert J. (Bob) Widlar 发明
的 702Aµ ，虽然 702Aµ 当时由于其较小的输入输出摆幅，低增益等不足而未能
受到重视，但是由其产生的很多概念奠定了集成电路的发展方向，有些标准甚至
仍然是今天线性集成电路设计的标准。 702Aµ 出现后不久，仙童公司又推出了
709Aµ ，709 提高了 702 的很多不足，比如拥有更大的增益（45000 或 94dB）、
更宽的输入输出摆幅（ 10V± ）、更低的输入电流（200nA）、更强的输出驱动能
力等等。由于这些更好的特性，709 很快就成为当时的一个标准。 
一般认为不管是 702 还是 709，都归于第一代集成运算放大器。而第二代 IC 
OP-AMP 是从 Bob Widlar 在美国半导体公司（NSC）推出 LM101 开始的。101
解决了 709 中存在的很多问题，如增加了短路保护、简化了频率补偿、拓宽了共
模输入范围、对于差分信号更加敏感、电源功耗更低、降低对电容负载的敏感性
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